This paper focuses on the functional behavior of HyperSwap when subjected to various failure conditions and provides detailed timings and error recovery sequences that occur in response to these failure conditions.
This paper does not provide the details necessary to implement the reference architectures (although some implementation detail is provided).